File:DelayCMOS.H.5.MultiStage.20160908.pdf