File:FPGA.1.A.Latch.20150216.pdf