File:VHDL.Signal.1.A.20120322-2.pdf