Understanding Arithmetic Circuits

Adder

 * Binary Adder Architecture Exploration ( [[Media:Adder.20131113.pdf|pdf]] )

Adder Architectures Suitable for FPGA

 * FPGA Carry-Chain Adder ([[Media:VLSI.Arith.1.A.FPGA-CCA.20210421.pdf|pdf]])
 * FPGA Carry Select Adder ([[Media:VLSI.Arith.1.B.FPGA-CarrySelect.20210522.pdf|pdf]])
 * FPGA Variable Block Adder ([[Media:VLSI.Arith.1.C.FPGA-VariableBlock.20220125.pdf|pdf]])
 * FPGA Carry Lookahead Adder ([[Media:VLSI.Arith.1.D.FPGA-CLookahead.20210304.pdf|pdf]])
 * Carry-Skip Adder

Barrel Shifter

 * Barrel Shifter Architecture Exploration ([[Media:Bshift.20131105.pdf|bshfit.vhdl]], [[Media:Bshift.makefile.20131109.pdf|bshfit.makefile]])

Mux Based Barrel Shifter
 * Analysis ([[Media:Arith.BShfiter.20151207.pdf|pdf]])
 * Implementation

Array Multipliers

 * Analysis ([[Media:VLSI.Arith.1.A.Mult.20151209.pdf|pdf]])

Tree Mulltipliers

 * Lattice Multiplication ([[Media:VLSI.Arith.LatticeMult.20170204.pdf|pdf]])
 * Wallace Tree ([[Media:VLSI.Arith.WallaceTree.20170204.pdf|pdf]])
 * Dadda Tree ([[Media:VLSI.Arith.DaddaTree.20170701.pdf|pdf]])

Booth Multipliers

 * [[Media:RNS4.BoothEncode.20161005.pdf|Booth Encoding Note]]
 * Booth Multiplier Note ([[Media:BoothMult.20160929.pdf|H1.pdf]])

Divider

 * Binary Divider ([[Media:VLSI.Arith.1.A.Divider.20131217.pdf|pdf]])

go to [ Electrical_%26_Computer_Engineering_Studies ]